《职场经验分享1.ppt》由会员分享,可在线阅读,更多相关《职场经验分享1.ppt(45页珍藏版)》请在三一文库上搜索。
1、職場經驗分享 Sharing the Working Experience,March 2005 Frank Cheng 鄭順發 International Business Operations / Field Marketing Development frankchengfaraday-,Contents,Self Introduction Sharing in Working Experience Job Opportunities Open Discussion,Contents,Self Introduction Sharing in Working Experience Job
2、Opportunities Open Discussion,Self Introduction - I,Graduated from 電子資訊研究所 - 甲組 in 1996 Live in HsinChu Married with 2 sons Career history 1st job in SRRC 同步輻射研究中心 (1996/7-1997/7) - 1yr 2nd job in ITRIs 量測中心 (1997/7-1999/6) - 2yrs 3rd job in AMIC 聯笙電子 (1999/6-2000/2) -.75yr 4th job in Faraday 智原科技 (
3、2000/2 ) - 5yr,Self Introduction - II,SRRC 同步輻射研究中心 (1996/71997/7) Division: 注射器組 Maintained the Booster(加速環) 設備 Power system Electronic controlling system Maintain Work Station and Setup Website Why did I work for SRRC? Higher salary $ A stabile job To be a civil servant Why did I quit this job? Ra
4、diation A bit too stable,?,$,lost 1/3,Self Introduction - III,ITRI 量測中心 (1997/7 1999/6) Division: 超音波部 Digital system designer for Ultrasonic Diagnostic System Developed the controller of whole system and system platform Built up the FPGA design flow (Actel) and Interfaced the ASIC house. Developed
5、the Nebulizer(霧化器) product Why did I work for ITRI? Trend in biological medicinal engineering A good opportunity because the whole division would be spun off from ITRI. A good training environment, Graduate student alike Why did I quit this job? Manager did not want to spin off Get back to IC design
6、 field,Self Introduction - IV,AMIC (1999/6 2000/2) Division: Consumer Product Developed the 8 bit uP based audio decompression chip Why did I work for AMIC? IC design trend for acoustic recognition Recall the IC design capability Economic Issues Why did I quit this job? 主管操守有問題,Self Introduction - V
7、,Core Technology Division Responsible for MIPS-clone CPU implementation and migration in different process. Companion IP designer SIS ARM Service Center Transferring ARMs framework of SoC technology to Faraday Built up the ARM developing flow in Faraday Customer service and promotion for ARM core ba
8、sed ASIC,About Faraday,Self Introduction - V,IP Service Development Post-Sales for 8bit uP (80xx), 32bit processor core such as ARM core, MIPS-clone core and Companion IP Pre-Sales for SoC based IP and Related Platform OBD (Overseas Business Department) Responsible for Overseas ASIC/IP project Respo
9、nsible for the development of SoCreative! Platform,Self Introduction - V,IBO國際營運中心 Field Marketing Development Research in Strategy Marketing Come out the new product plan and then Research in specific topic for subsidiary company Technical supporting for Faradays customer in Europe, Japan and USA S
10、oC based ASIC project cooking Product Promotion Resource backup,Contents,Self Introduction Sharing in Working Experience Job Opportunities Open Discussion,My Personal Opinions I,Job Position,現在,未來,工作資歷的累積 - 影響未來 滾石不生苔 頻換工作 專業設計能力,RD,Project Leader,CTO,Project Manager,? Years,? Years,? Years,立志:我要做RD
11、,我真的是RD,我還是RD,My Personal Opinions II,Job Position,現在,未來,立志:我要做RD,我還是RD?,RD,Digital Design,FAE (Post-Sales),Promotion (Pre-Sales),Marketing,$,My Personal Opinions III,Job Outlook - Your Target -,VS.,$,工作,能力好 公司營運好 (機會運氣) 能力不好 公司營運好 (運氣) 能力好 公司營運不好 (找機會) 能力不好 公司營運不好 (?, 向上努力吧!),不要幻想在科學園區就能賺大錢 不是每一個人都
12、在 聯發科技,工作靠實力,賺錢靠運氣,My Personal Opinions IV,你即使離職了,公司還是活得好好的 _ 拋開本位主義,為何Sales老是接一些奇怪的案子? 2. Sales 只出一張嘴? 3. 產品Delay一下有啥關係?,公司業績不好, 老板催訂單 接案子 - 沒問題 Design 有 Bug - 沒關係 Bug 無解,Re-design- 沒辦法 Schedule Delay 錢收了, Time-to-Market (?),RD/Project Leader,Marketing/Sales,My Personal Opinions V,坐這山 望那山 他都沒做什麼事?
13、Sales 尊嚴, 客戶財務結構, 業績 Designer 研發, Schedule 壓力 arketing 市場分析, 產品決策 Service 人員沒啥技術能力? 罰站, 被罵, 向客戶賠不是 總機小姐甜美的聲音.客戶也會時常問候 .,公司會賺錢 : 研發,銷售, 客服 大家努力而成,絕非個人,Suggestions,肯定自我/他人工作價值 工作愉快,相處融洽 積極主動 多做未必是錯,機會在將來 廣結善緣 圈子很小,到處是熟人 溝通能力 各式各樣職務 語文能力 Global Company (D-Link, BenQ, Acer, Foxconn, TSMC, UMC, ) = CEO i
14、s Italian. 國際觀 Customer from Great China, Europe, Korea, Japan, USA Competitor in WW Business in WW No Time Lag for Internal Business,EUP USA,17:00,01:00,09:00,Contents,Self Introduction Sharing Working Experience Job Opportunities Open Discussion,Job Opportunities,Head Count : 2 for Field Marketing
15、 Strategize, Conceive, Research RISC CPU and SOC Related Product Plan Technical promotion, support on platform-based SoC design Needed Background Major in EE or Computer Engineering Experience in IC/SOC Integration, IP Technology or Chip-Set Design (at least 4 years) Frank Cheng 鄭順發, 03-5787888 ext.
16、 8606 frankchengfaraday-,Q & A Thank You!,Faraday: at a Glance,Spun off from UMC in 1993 UMC owns 20%+ of Faraday UMC & Faraday still share same chairman Strategic IP partnership Fabless ASIC and IP provider Solid business model of 45% GM, 25% net, 30%+ CAGR Diversified customers & markets Listed in
17、 Taiwan exchange in 1999 Todays operation 500+ employees worldwide, 330+ in R&D,Contact Faraday www.faraday-,Faraday USA Sunnyvale, CA TEL: +1. 408.522.8888 salesfaraday-,Faraday Netherlands Amsterdam TEL: + 31.23.56.20496 eusalesfaraday-,Faraday China Shanghai TEL: + 86.21.6406.7523 salesfaraday-,F
18、araday Japan Tokyo TEL: + 81.3.5214.0070 salesfaraday-,Faraday Taiwan (HQ) Hsinchu & Taipei TEL: + 886.3.5787888 salesfaraday-,Million NTD,CAGR = 37.68%,Financial Achievements,110.8 Million USD,2004 revenue: $155M 35%+ CAGR since 97,Faraday Offers,ASIC Design Services, SoC Design Services, Proven IP
19、 Solutions,ASIC Infrastructure & Expertise,More than 100 people in ASIC Technology ASIC implementation, testing, yield, and FA (70) Design methodology & integration (35) Production planning, logistic, and quality (25) 10 years of experience on average More than $50M invested in infrastructure eRD, E
20、RP, Testers, ESD machine, die/wafer bank Complete integration of R&D, FIN, customer project, and production shipment More than 200 project tape-outs in 04 alone 40% test chips 10% in 0.13um, including four customer ASICs,PS: Ex-IP sales revenue,2003 Sales Breakdown (2-1),By application,2003 Sales Br
21、eakdown (2-2),By customer type,By geography,Technology Roadmaps,Cell Library Roadmap,2004-07,10,2005-01,4,7,10,2006-01,4,7,10,2007-01,90nm,130nm,90nm SP-Rvt / Low-K,0.15m SP,0.15m,65nm,65nm SP,90nm LL-Hvt / Low-K,130nm L130E SP / FSG,90nm LL-Rvt / Low-K,Legend Description:Rvt: Regular Threshold Volt
22、age Hvt: High Threshold Voltage SP : Standard Performance LL : Low Leakage,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www. faraday-tech. com,Memory Compiler Roadmap,2004-07,10,2005-01,4,7,10,2006-01,4,7,10,2007-01,0.15m,130n
23、m L130E Fusion / FSG,130m L130E HS / FSG,90nm,65nm,0.15m SP,130nm,90nm SP-Svt / Low-K,65nm SP,130nm L130E SP / FSG,130nm L130E LL / FSG,90nm SP-Hvt / Low-K,90nm SP-Svt / FSG,90nm LL-Rvt / Low-K,Legend Description:Rvt:Regular Threshold Voltage HS: High Speed Hvt:High Threshold Voltage SP :Standard Pe
24、rformance LL:Low Leakage,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www. faraday-tech. com,Analog Essential IP Roadmap,PLL,130nm HS / FSG 400MHz PLL,90nmSP / FSG 1GHz PLL,RC-OSC,130nm RC-OSC,2004-07,10,2005-01,4,7,10,2006-01
25、,4,2006-07,10,2007-01,90nm SP / FSG 2GHz PLL,130nm HS / FSG 1GHz PLL,DLL,130nm HS / FSG 1.6GHz PLL,130nm HS / FSG 533Mb/s DLL,130nm HS / FSG 400Mb/s DLL,90nm SP / FSG 800Mb/s DLL,130nm HS / FSG MiniPLL,90nm SP / FSG RC-OSC,0.15m 1.5V 400Mb/s DLL,130nm HS / FSG Wide Range DLL,0.18m GII MiniPLL,0.15m
26、1.5V 300MHz PLL,VDT,90nm VDT,130nm HS VDT,0.18m GII VDT,PWM,0.18m GII 50mA PWM,130nm HS 50mA PWM,90nm SP PWM,POR / BG,0.18m GII POR,130nm BG,0.15m POR,90nm BG,REG,0.18m REG,0.15m REG,130nm REG,90nm REG,0.18m GII RC-OSC,Legend Description:HS: High Speed SP : Standard Performance,Note: The right edge
27、of each block denotes the IPs formal release date. For more details, please visit our website at: www. faraday-tech. com,2007-01,Sigma-Delta Codec,RSDS TX,3-channel DAC,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-
28、,ADC,DAC,LVDS TX / RX,130nm 16-bit Audio Codec,10,2004-07,10,2005-01,4,7,10,2006-01,4,7,10,7,0.18m 10-bit 80MHz ADC,130nm 8-bit 125MHz ADC,0.25m 10-bit 150MSPS 3-channel DAC,0.18m 8-bit 44MSPS DAC,130nm 12-bit 100MSPS DAC,0.25m 16-bit Audio Codec,0.18m 10-bit 150MSPS 3-channel DAC,130nm 10-bit 150MS
29、PS 3-chanel DAC,0.25m 18-bit Audio Codec,0.18m 16-bit Audio Codec,0.25m 6-bit 44MHz,130nm 10-bit 80MHz ADC,Analog Data Conversion & Serial Link IP Roadmaps,0.35m RSDS,0.35m LVDS,0.25m RSDS,0.25m LVDS,0.18m LVDS,0.25m mini LVDS,0.18m 1.8V LVDS,130nm LVDS,USB IP Roadmap,130nm,0.18m,0.25m,0.35m,90nm,FP
30、GA,0.15m,FPGA USB2.0 2-port Host PIE FUSBH210,Legend Description: HS:High Speed SP:Standard Performance,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www. faraday-tech. com,Serial-ATA IP Roadmap,Serial-ATA Controller,Serial-ATA
31、 PHY,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,PCI Express IP Roadmap,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,PCI Expr
32、ess Controller,PCI Express PHY,FPGA PCI-Express Controller End-point (PIPE),130nm Multi-lane PHY x 4 lane,130nm Single-lane PHY x 1 lane,0.18m Single lane PHY x 1 lane,Ethernet Roadmap,10/100 Ethernet PHY,Legend Description:HS:High Speed,Note: The right edge of each block denotes the IPs formal rele
33、ase date. For more details, please visit our website at: www. faraday-tech. com,Digital IP Roadmap,Communication,Peripheral,2003-01,4,7,10,2004-01,4,7,10,2005-01,MS Pro Card Controller,LCD Controller,10 / 100 MAC,Gigabit MAC,TV Encoder,MPEG4 Encoder / Decoder,DES / 3DES Security Engine,Wireless LAN
34、802.11a / b / g MAC / BBP,DDRI Controller,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,DDRII Controller,Multimedia,Faraday CPU Roadmap,Note: Left and right edges indicate Tape out and Silicon proven schedule respe
35、ctively. For more details please visit our website at: www. faraday-tech. com,Legend Description:HS:High Speed LL:Low Leakage,Faraday StarCell IP,DMA Controller Static Memory Controller SDRAM Controller UART Timer Watchdog Timer Real Time Clock Interrupt Controller SD Host Controller KBD / Mouse Con
36、troller Synchronous Serial Port Fast IrDA Controller,CF Host Controller Memory Stick Host Controller GPIO 10 / 100M Ethernet MAC / PHY PCI 33 / 66 USB 1.1 Device Controller / PHY USB 2.0 Device Controller / PHY Smart Media Host Controller USB 1.1 FS / LS OTG DDR Memory Controller LCD Controller TV E
37、ncoder,Faraday provides a comprehensive portfolio of Peripheral IPs , as the following list ,which are available right now:,DSP Roadmap,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,2004-7,10,2005-01,4,7,10,2006-01
38、,4,7,10,2007-01,Networking Platform Roadmap,2004,2006,2005,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,Multimedia Platform Roadmap,Q3,Q4,Q1,Q3,FIE8100: FA526 Cache 16K/16K MPEG4 Codec CIFD1 36fps JPEG standard Co
39、dec USB 2.0 Device TFT LCD controller TV encoder,FIE8100,Q2,2005,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,FIE8150,FIE8150: FA526 Cache 16K/16K MPEG4 Codec CIFD1 30fps JPEG standard Codec TFT LCD, PCI, USB 2.0
40、OTG, IDE 10/100 Ethernet WLAN802.11a/b/g 300K MPCA (Metal Programmable Cell Array),Q4,FIE8200,FIE8200: FA526 Cache 16K/16K MPEG4 Codec CIFD1 30fps JPEG standard Codec ISP, 2D/3D Graphic Engine 300K MPCA (Metal Programmable Cell Array),IA Platform Roadmap,0.13m process FA501, USB OTG 20-bit Audio DAC
41、, LCD controller, TV encoder, IDE/CFII,2006,Q1,Q2,Q4,Q3,2005,Note: The right edge of each block denotes the IPs formal release date. For more details, please visit our website at: www.faraday-,Q1,Structured ASIC Family Roadmap,Note: The right edge of each block denotes the IPs formal release date. F
42、or more details, please visit our website at: www.faraday-,0.18m,0.15m,0.25/0.22m,130nm,2004-07,10,2005-01,4,7,10,2006-01,4,7,10,2007-01,90nm,0.18m LL MPCA,MPIO,0.18m GII MPCA,0.15m SP MPCA,130nm HS MPIO,90nm SP-Hvt MPCA Library,90nm SP-Hvt MPIO,0.15m SP MPIO,130nm TEMPLATE FIT9500,130nm LL MPIO,130
43、nm SP MPIO,0.18m GII MPIO,130nm TEMPLATE FIT9600,130nm TEMPLATE FIT9700,130nm TEMPLATE FIT9800,130nm TEMPLATE MP-Ware,130nm TEMPLATE Producer II,90nm LL-Hvt MPCA Library,90nm LL-Hvt MPIO,130nm HS MPCA,130nm LL MPCA,130nm SP MPCA,Legend Description: Hvt: High Threshold Voltage SP : Standard Performance LL :Low Leakage MPCA:Metal Programmable Cell Array MPIO:Metal Programmable IO HS:High Speed,0.18m,Welcome to join Faraday,
链接地址:https://www.31doc.com/p-2809762.html